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ABSTRACT
With the remarkable success in the electronics industry, the designers working in the en-
gineering community are constantly demanding computer-based analysis tools that provide
faster yet more accurate simulation results. The design engineers are required to efficiently
address the design issues at early stages by performing extensive circuit simulations, which
may be time consuming if the number of possible design approaches is big and the simulation
runtime for each is long. Hence the need for computer-aided design tools with higher speed
and performance.
This thesis presents an approach to utilize the latency insertion method (LIM) in the
transient simulation of the circuits involving metal-oxide semiconductor field-effect transis-
tors (MOSFETs) with the use of advanced transistor models. Simulations via LIM achieve
higher computational speed, especially in nonlinear systems. A more accurate simulation
of digital and analog circuits can be performed by taking into account the nonlinear charge
storage capacitances and other second-order effects in short-channel devices. Hence, the
SPICE LEVEL 3 transistor model for MOSFETs is employed in this work. Several com-
puter simulations validate the method and indicate the high-level models provide better
accuracy.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
Advanced technology has enabled engineers to design complicated systems with many pa-
rameters. The demand for higher data transmission rates has driven technology to exploit
higher frequencies where channel capacity is greater. In parallel, nanometer process tech-
nologies have driven the size of transistors into the deep submicron range where parasitic
effects and their impact on signal integrity become far more difficult to predict. In every
application, these transistors play a crucial role as amplifiers for analog applications, as logic
gates for digital applications, and as drivers and receivers for high-speed links in mixed-signal
applications. Circuit designers have been in constant need of analysis and synthesis tools
that allow them to effectively perform their tasks where voltage and power budgets are de-
creasing. In general, accurate transistor models are essential to perform efficient transient
simulations involving millions of transistors.
Transistor-level simulations of integrated circuits (ICs) are customarily performed using
Simulation Program with Integrated Circuit Emphasis (SPICE) [1]. However, for circuits
with large numbers of components, the simulations are prohibitively lengthy. One alternative
is to use behavioral simulations to speed up the computations, but this sacrifices accuracy.
The latency insertion method (LIM) [2] has been demonstrated as a viable alternative to
SPICE for the transient simulation of large networks with superior speed performance. In
addition, the ability of LIM to efficiently simulate new components such as active devices
and transistors has been demonstrated by several efforts [3–8]. For instance, Sekine and
Asai [4] exhibit the ability of LIM to handle metal-oxide semiconductor field-effect transistors
(MOSFETs). However, thus far the models have neglected the nonlinear charge storage
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effects which may be critical in short-channel technologies as they are scaled down to deep
submicron. Given that the LIM algorithm has been found efficient in simulating large
transistor circuits, it is important that the basic transistor model used be very accurate.
In this work we have incorporated MOSFET models specified in SPICE LEVEL 3 standard
[9,10], more advanced than Shichman-Hodges [11], into the LIM simulator. The model takes
the nonlinear charge storage effects into account. Two novel LIM-based models representing
the MOSFET are developed and their differences are explored.
1.2 Outline
The thesis is organized as follows. A literature review is provided in Chapter 2 where we
discuss the advancement of LIM thus far.
In Chapter 3, SPICE, LIM and their basic representations are discussed. We explain
SPICE limitations and shortcomings to introduce LIM as its solid substitute. However,
LIM is a relatively new technique and has not yet been developed to its full potential.
In particular, CMOS devices have not been investigated sufficiently and the existing device
model in the literature suffers from inadequately characterizing the MOSFET. In this chapter
we explore these weaknesses and propose a method to remedy them.
Chapter 4 extensively elaborates the proposed MOSFET SPICE LEVEL 3 model. In
order to obtain a realistic dynamic behavior, it is crucial to include the charge storage
capacitances. This model provides a good description of the junction capacitors, channel
capacitors and their corresponding mathematical formulation depending upon the voltage
levels and the region of operation. We present the LIM-based model I that fits the MOSFET
SPICE LEVEL 3 model. The associated branch and node update equations required in the
LIM algorithm are derived. We examine and verify the model I by the means of several
experiments on fundamental logic designs and comparisons made with commercial circuit
solvers such as Spectre [12] and HSPICE [13].
In Chapter 5, we introduce a second model to overcome the disadvantages of model I.
Model II is modular; that is, the simulation algorithm calls the subroutine associated with
the MOSFET transistor every time there is a MOSFET parsed in the circuit netlist, thereby
2
increasing the performance and accessibility. We confirm the modular algorithm by simu-
lating multiple analog circuits and provide a comparison between the two models in terms
of error percentage.
3
CHAPTER 2
BACKGROUND
LIM was introduced by Schutt-Aine´ in [2] and has been established as a technique to over-
come the lengthy simulations using conventional circuit solvers. It is essentially a fast time-
domain circuit solver. Originally LIM was demonstrated to handle special passive circuits
such as transmission lines and power distribution networks (PDNs).
Later, various efforts attempted to expand the technique to deal with more circuit types.
The aim has been to achieve a general-purpose simulator for marketing purposes in the
engineering community. For instance, blackbox macromodeling is integrated in LIM by Goh
in [14]. This is important for the field of interconnect simulations since macromodeling is one
of the popular methods to approximate the network transfer function with a reduced order.
Goh also develops the partitioned latency insertion method (PLIM) to further speed up the
simulation runtime while maintaining stability. This is another step toward commercializing
LIM to compete with its counterparts which do employ partitioning techniques. Another
circuit category called high-frequency I/O buffer is incorporated in LIM by endeavors of
Comberiate in [15]. This replaces the traditional harmonic balance technique that was
previously the sole scheme to simulate such circuits. This is a great contribution since
harmonic balance is in fact not suitable for very large high-frequency circuits such as I/O
buffers.
In addition to broadening LIM’s abilities, numerous studies have been done on the sta-
bility criteria for LIM. Some past research can be found in [14, 16, 17]. Investigating the
stability issues during the simulation process is perhaps the primary concern in any numeri-
cal computation. Augmentation of LIM for handling any sort of circuit tends to significantly
depend upon the stability requirements.
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CHAPTER 3
SPICE AND LIM BASICS
3.1 SPICE
SPICE is the fundamental general-purpose circuit simulator, and the current industry stan-
dards are modifications of SPICE. It has been expanded to include almost all the circuit
elements over the years. It is open source, which is motivates commercial companies to build
their solvers based on SPICE.
SPICE uses modified nodal analysis (MNA) to represent the components of the circuit.
In the nodal analysis the circuit variables are only node voltages, whereas in the modified
nodal analysis branch currents could also be circuit variables. The modified technique is
used to account for elements such as independent voltage sources and inductors at DC
where frequency is equal to zero. The formulation is based on the stamp approach where
the element characteristics fit the nodal equations:
El. 1: i1 = G1v1 +H1i2 + s1 (3.1)
El. 2: v2 = H2v1 + Z2i2 + s2 (3.2)
where i are v are the current and voltage vectors. The circuit elements are basically parti-
tioned into two types of EL.1 and EL.2 where EL.2 includes all the elements whose currents
are the controlling variables in either their own characteristic equations or some other ele-
ments. Figures 3.1 and 3.2 display resistor (EL.1 if current through it is not declared as a
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n1 n2
R
IR
Figure 3.1: Resistor symbol in SPICE.
n2n1
L
IL
Figure 3.2: Inductor symbol in SPICE.
variable) and an inductor (EL. 2) symbols. Their stamps are as follows:

n1 n2
n1 + 1
R
− 1
R
n2 − 1
R
+ 1
R
EL.2

vn
ib
 =

 (3.3)

n1 n2
n1 +1
n2 −1
EL.2 +1 −1 −jωL

vn
IL
 =

 . (3.4)
After constructing the stamp matrix of the whole circuit, a linear solver is required to
solve the linear system Ax = b and find the unknown node voltage and branch current
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variables. This gives the so-called DC or steady-state solution. In the case of a nonlinear
system, linearization at each time step is required. The Newton-Raphson method is the most
common technique to approximate the nonlinear function by its first two terms of Taylor
series expansion. Note that linearization is an iterative process and at each iteration point
the Taylor series expansion must be calculated until it converges to the solution. Given the
k iterations at each time step for a nonlinear circuit, the final solution may take a long time.
In order to solve the linear system, finding the inverse matrix A−1 is computationally
expensive. Instead, different methods such as Gaussian elimination (LU factorization) and
Gauss-Jacobi can be employed. Using LU factorization the numerical complexity is n
3+n
3
+n2
where n is the number of nodes plus the current variables [18]. The storage occupied is
n2 + 2n. This cubic relation of the order of numerical computation and the size of the
matrix causes the simulation to become terribly lengthy as the circuit becomes larger. It is
also possible to run out of memory due to the quadratic relation. Therefore, many techniques
have been developed to reduce the order by taking advantage of the sparsity of the stamp
matrix. The current complexity is n1.x where x is 2 or 3 depending on the employed data
structure schemes. However, the simulation will be still awfully slow for large circuits. If
n = 1000 is the size of the matrix, the number of operations required in the solution process
is approximately 8000. This becomes more problematic when having nonlinear elements
in the circuit, given the iterations during the linearization process until the convergence is
reached. For instance, simulation of a phase-locked loop (PLL) may take several days using
Spectre, a more advanced flavor of SPICE. Constructing the stamp matrix using MNA
slows the simulation of complex circuits tremendously. Therefore, researchers have been
developing new algorithms to remedy these issues for the past decade. LIM, proposed by
Schutt-Aine´ [2], seems to be capable of replacing SPICE.
3.2 LIM
When applying LIM, the nodes and branches of the circuit can be described by the general
topologies shown in Fig. 3.3 and Fig. 3.4. A node is represented by a parallel combination
of a current source, a conductance, and a capacitor to ground. A branch is represented by
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a series combination of a voltage source, a resistor, and an inductor. In order to solve for
the voltages and currents in the circuit, the time variable is discretized while the voltages
and currents are collocated in half time steps. For the purpose of simulation, the voltages
are solved at half time steps while the currents are solved at full time steps. From Fig 3.3,
writing Kirchhoff’s current law (KCL) at node i yields
Ci
V
n+1/2
i − V n−1/2i
∆t
+GiV
n+1/2
i −Hni = −
Mi∑
k=1
Inik (3.5)
where the superscript n is the index of the current time step, ∆t is the time step, and Mi is
the number of branches connected to node i. Solving for the unknown voltage gives
V
n+1/2
i =
CiV
n−1/2
i
∆t
+Hni −
∑Mi
k=1 I
n
ik
Ci
∆t
+Gi
(3.6)
for i = 1, 2, . . . , Nn, whereNn is the number of nodes in the circuit. From Fig. 3.4, Kirchhoff’s
voltage law (KVL) at branch ij can be written as
V
n+1/2
i − V n+1/2j = Lij
In+1ij − Inij
∆t
+RijI
n
ij − En+1/2ij . (3.7)
Solving for the unknown current yields
In+1ij = I
n
ij +
∆t
Lij
(
V
n+1/2
i − V n+1/2j −RijInij + En+1/2ij
)
. (3.8)
Equations (3.6) and (3.8) are the so-called update equations for node voltages and branch
currents respectively. Computing the node voltages and the branch currents is an alternating
process that progresses in a leapfrog manner. The LIM algorithm relies on the latencies in
the network to perform the leapfrog time-stepping formulation. Thus, at every node, a
capacitor to ground has to be present. If it is not, a small fictitious capacitor is inserted.
Similarly, small fictitious inductors are inserted into branches without latencies.
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CiGi Hi
Iik
Ii3Ii2
Ii1
Vi
Figure 3.3: Node topology for LIM formulation.
Vi Vj
Iij
Rij EijLij
Figure 3.4: Branch topology for LIM formulation.
3.2.1 Capacitor in Branch
Figure 3.5 indicates a branch capacitor. It is required to determine the current update
equation similar to Eq. (3.8) for this branch. An inductor is introduced in series with the
capacitor in order for LIM to handle this (see Fig. 3.6). From the general current-voltage
relation for capacitor we have
Inij = C
V
n+1/2
c − V n−1/2c
∆t
(3.9)
where
Vc = Vo − Vj. (3.10)
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Vi
C
Iij
Vj
Figure 3.5: LIM branch capacitor.
We can re-arrange this to get
V n+1/2c = V
n−1/2
c +
∆t
C
Inij. (3.11)
The voltage drop across inductor is
V
n+1/2
L = V
n+1/2
i − V n+1/2j − V n+1/2c = L
In+1ij − Inij
∆t
(3.12)
which leads to
In+1ij = I
n
ij +
∆t
L
(
V
n+1/2
i − V n+1/2j − V n+1/2c
)
. (3.13)
There are two update equations in order to find the current through the LIM branch ca-
pacitor. First, Vc is updated using Eq. (3.11), second Iij is updated using Eq. (3.13). Now
substituting Eq. (3.11) into Eq. (3.13) we get
In+1ij = I
n
ij
(
1− ∆t
2
LC
)
+
∆t
L
(
V
n+1/2
i − V n+1/2j − V n+1/2c
)
. (3.14)
On one hand, L must be small to minimize its impact on the circuit; on the other hand L
must be greater than ∆t
2
C
to maintain stability. Therefore, the value for the inserted fictitious
latency must satisfy this criterion.
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Vi
C
Iij
Vj
L Vo
Figure 3.6: LIM branch capacitor with introduced latency L.
3.2.2 Inductor at Node
Consider the inductor present at node i indicated in Fig. 3.7. To find the voltage update
equation similar to Eq. (3.6) a capacitor is inserted in parallel with the inductor as illustrated
in Fig. 3.8. Now we have
V
n−1/2
L = V
n−1/2
i = L
InL − In−1L
∆t
(3.15)
where IL is the current through the inductor. Rearranging Eq. (3.15) gives
InL = I
n−1
L +
∆t
L
V
n−1/2
i . (3.16)
In addition, for the capacitor
InC = C
V
n+1/2
i − V n−1/2i
∆t
(3.17)
holds. From KCL we have
InC + I
n
L = 0 (3.18)
that may be written as
V
n+1/2
i = V
n−1/2
i −
∆t
C
InL. (3.19)
Similar to capacitor in branch, we have two update equations, namely Eqs. (3.16) and (3.19).
Substituting Eq. (3.16) into Eq. (3.19) gives
V
n+1/2
i = V
n−1/2
i
(
1− ∆t
2
LC
)
− ∆t
C
In−1L . (3.20)
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Equation (3.20) specifies the value of C to be greater than ∆t
2
L
to preserve stability.
L
Vi
IL
Figure 3.7: LIM node inductor.
L
Vi
CIL
Figure 3.8: LIM node inductor with introduced latency C.
In this chapter, we discussed the two circuit solvers, namely, SPICE and LIM. We ex-
plained the key reasons that may slow down SPICE in the simulation of large circuits. Then
we proceeded with LIM formulation and its augmentation for circuit topologies that initially
do not satisfy LIM criteria. In the proceeding chapter we will incorporate MOSFET devices
into LIM using SPCE LEVEL 3 standard.
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CHAPTER 4
LIM-BASED MOSFET MODEL I
4.1 MOSFET Device
Before one can simulate an integrated circuit, one must first have an appropriate transistor
model. This model is supposed to predict the behavior of the MOSFET under all possible
conditions in real life. The model must give a good description of the device characteris-
tics, especially in short-channel technologies. While there is no universal agreement on an
ideal model [19], researchers have attempted to make improvements [20–22]. Despite the
commercial tools that use the most advanced models, LIM has not yet been exposed to
those models. Several transistor-level simulations in [3–7] use the Shichman-Hodges model
provided in Eqs. (4.1) and (4.2).
IDn = 0, VGS < VTn, cutoff
IDn = µnCOX
Wn
Ln
[
(VGS − VTn)VDS − 1
2
V 2DS
]
VGS > VTn, VDS < VGS − VTn triode
IDn =
1
2
µnCOX
Wn
Ln
(VGS − VTn)2 (1 + λVDS) VGS > VTn, VDS ≥ VGS − VTn saturation
(4.1)
IDp = 0, VGS > VTp, cutoff
IDp = µpCOX
Wp
Lp
[
(VGS − VTp)VDS − 1
2
V 2DS
]
VGS < VTp, VDS > VGS − VTp triode
IDp =
1
2
µnCOX
Wp
Lp
(VGS − VTp)2 (1 + λVDS) VGS < VTp, VDS ≤ VGS − VTp saturation
(4.2)
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µ = surface mobility of the channel for the n-channel or p-channel
COX = capacitance per unit area of the gate oxide
W = channel width
L = channel length
VT = threshold voltage
λ = channel length modulation parameter
VG, VD and VS are the gate, drain, and source voltages respectively.
For large devices Eqs. (4.1) and (4.2) may be desired. However, the simple model suffers
from giving an inaccurate representation of the transistor when the channel size decreases.
Neglecting the second-order effects leads to grossly inaccurate results, necessitating more
realistic and practical models for computer-based analyses. To accommodate the charge
storage capacitors and second-order effects, we have implemented SPICE LEVEL 3, a rea-
sonably accurate and robust model, in LIM. In this chapter, a novel LIM-based transistor
model that fits the MOSFET SPICE LEVEL 3 model is presented. Next, we proceed to de-
velop a more efficient and enhanced LIM-based model for MOSFET in Chapter 5. The model
II follows a modular scheme which boosts the efficiency and simplifies the comprehension.
4.2 MOSFET LIM Representation
Here we develop the LIM representation for NMOS and the same model applies to PMOS
if all the currents and voltages including the threshold voltage are inverted.
MOSFET SPICE LEVEL 3 model handles effects such as drain-induced barrier lowering,
mobility degradation, and velocity saturation. It also includes the channel and junction ca-
pacitances (missing in Shichman-Hodges model) of the gate-to-source (CGS) , gate-to-drain
(CGD), gate-to-substrate (CGB), drain-to-substrate (CDB), and source-to-substrate (CSB),
as shown in Fig. 4.1. Table 4.1 covers the typical parameter values used in SPICE LEVEL 3
based on a 0.8 µm CMOS process [23]. The capacitors have two different natures and are di-
vided into two types. One is due to the reverse-biased depletion region between drain/source
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Figure 4.1: MOSFET capacitances.
and substrate, and the other one is associated with the gate. Figure 4.2 illustrates the bottom
and sidewall components of the bulk-drain/source pn-junction capacitors [23]. Additionally,
the overlap between gate and drain/source caused by lateral diffusion forms the so-called
overlap capacitor. The polysilicon gate also overlaps with the bulk. A detailed demonstra-
tion is provided in Figs. 4.3 to 4.5 [23].
The nonlinear depletion capacitors, also known as junction capacitors, are as follows [23]:
CXB =
(CJ)(AX)(
1− VBX
PB
)MJ + (CJSW)(PX)(
1− VBX
PB
)MJSW , VBX ≤ (FC)(PB) (4.3)
CXB =
(CJ)(AX)
(1− FC)1+MJ
[
1− (1 + MJ) FC + MJVBX
PB
]
+
(CJSW)(PX)(
1− VBX
PB
)MJSW [1− (1 + MJ) FC + MJVBXPB
]
,
VBX ≥ (FC)(PB)
(4.4)
where X, CJ, CJSW, AX, PX, PB, MJ, MJSW and FC are drain/source, zero-bias junction
capacitance, zero-bias substrate-drain/source sidewall capacitance, area of the drain/source,
perimeter of the drain/source, substrate junction potential, substrate junction grading coeffi-
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Figure 4.2: Bottom and sidewall components of the bulk-drain/source pn-junction
capacitors.
Figure 4.3: Gate-drain/source overlap capacitances: top view.
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Figure 4.4: Gate-drain/source overlap capacitances: side view.
Figure 4.5: Gate-bulk overlap capacitances.
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Table 4.1: Typical Parameter Values Used in SPICE LEVEL 3
Parameter Parameter Description n-channel p-channel Units
VTO Threshold 0.7± 0.15 −0.7± 0.15 V
UO Mobility 660 210 cm2/V-s
DELTA Narrow-width threshold adjustment factor 2.4 1.25 -
PHI Surface potential at strong inversion 0.7 0.8 V
GAMMA Bulk threshold parameter 0.4 0.57 V1/2
ETA Static-feedback threshold adjustment factor 0.1 0.1 -
KAPPA Saturation field factor in channel length modulation 0.15 2.5 1/V
THETA Mobility graduation factor 0.1 0.1 1/V
NSUB Substrate doping 3× 1016 6× 1016 cm−3
TOX Oxide thickness 140 140 A
XJ Metallurgical junction depth 0.2 0.2 µm
LD Lateral diffusion 0.016 0.015 µm
CGBO Overlap capacitance 700× 10−12 700× 10−12 F/m
CJ Zero-bias junction capacitance 770× 10−6 560× 10−6 F/m2
CJSW Zero-bias substrate-drain/source sidewall capacitance 380× 10−12 350× 10−12 F/m
MJ Substrate junction grading coefficient 0.5 0.5 -
MJSW Substrate-drain/source sidewall grading coefficient 0.38 0.35 -
FC Forward-bias nonideal junction-capacitance coefficient 0.5 0.5 -
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cient, substrate-drain/source sidewall grading coefficient, and forward-bias nonideal junction-
capacitance coefficient respectively.
The values of nonlinear channel capacitors depend upon the region of operation and are
given by
Off
CGB = COX (Weff ) (Leff ) + CGBO (Leff ) (4.5)
CGS = COX (LD) (Weff ) (4.6)
CGD = COX (LD) (Weff ) (4.7)
Saturation
CGB = CCGBO (Leff ) (4.8)
CGS = COX (LD + 0.67Leff ) (Weff ) (4.9)
CGD = COX (LD) (Weff ) (4.10)
Nonsaturated
CGB = CCGBO (Leff ) (4.11)
CGS = COX (LD + 0.5Leff ) (Weff ) (4.12)
CGD = COX (LD + 0.5Leff ) (Weff ) (4.13)
where COX is the gate oxide capacitance coefficient, LD is the lateral diffusion component,
Weff and Leff are the effective width and length of the channel, and CGBO is the overlap
capacitance.
The LIM equivalent circuit for NMOS can now be implemented like Fig. 4.6. Latency
at the gate, drain, and source nodes is provided by CGB, CDB and CSB respectively. The
fictitious inductances Lfict1 and Lfict2 are added to provide latency at the capacitive branches
of CGS and CGD. Writing KCL at node voltages V
n+1/2
G , V
n+1/2
D and V
n+1/2
S of gate, drain,
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Figure 4.6: LIM-based representation of NMOS.
and source respectively, we get
CGB
V
n+1/2
G − V n−1/2G
∆t
+ InGS + I
n
GD = −Inrest1 (4.14)
CDB
V
n+1/2
D − V n−1/2D
∆t
− InGD + fN (VG, VD, VS) = −Inrest3 (4.15)
CSB
V
n+1/2
S − V n−1/2S
∆t
− InGS − fN (VG, VD, VS) = −Inrest2 (4.16)
which yields to transistor node update equations
V
n+1/2
G = V
n−1/2
G −
∆t
CGB
(InGS + I
n
GD + I
n
rest1) (4.17)
V
n+1/2
D = V
n−1/2
D −
∆t
CDB
(−InGD + fN (VG, VD, VS) + Inrest3) (4.18)
V
n+1/2
S = V
n−1/2
S −
∆t
CSB
(−InGS − fN (VG, VD, VS) + Inrest2) . (4.19)
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In SPICE LEVEL 3 the drain current, fN (VG, VD, VS), is a function of transistors terminal
voltages and is described by
fN (VG, VD, VS) = µeffCOX
Weff
Leff
[
VGS − VT −
(
1 + fb
2
)
VDE
]
(4.20)
where
VDE = min (VDS, VDS(sat)) (4.21)
and
VDS(sat) =
VGS − VT
1 + fb
. (4.22)
The threshold voltage VT and process parameter fb depend on the substrate potential level.
The equations to calculate the two parameters are
fb = fn +
GAMMA.fs
4
√
PHI + VSB
(4.23)
fn =
DELTA
Weff
piSi
2COX
(4.24)
fs = 1− XJ
Leff
LD + wc
XJ
√
1−
(
wp
XJ + wp
)2− LD
XJ
(4.25)
wp = xd
√
PHI + VSB (4.26)
xd =
√
2Si
qNSUB
(4.27)
wc = XJ
[
k1 +K2
(wp
XJ
)
− k3
(wp
XJ
)2]
(4.28)
k1 = 0.0631353, k2 = 0.08013292, k3 = 0.01110777
VT = vbi −
(
ETTA− 8.14× 10−22
COXL3eff
)
VDS
+ GAMMA.fs
√
PHI + VSB
+ fn (PHI + VSB)
(4.29)
vbi = VTO−GAMMA.
√
PHI. (4.30)
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To find the effective mobility, we use
µeff =
UO
1 + THETA (VGS − VT ) . (4.31)
In order to account for the channel length modulation in the saturation region, we apply
fN (VG, VD, VS) =
fN (VG, VD, VS)
1−∆L (4.32)
where
∆L = xd
√
KAPPA (VDS − VDS(sat)) (4.33)
is the channel length reduction factor.
Solving for the branch currents, the voltage drop on the capacitor is first to be found.
InGS = CGS
V
n+1/2
C1 − V n−1/2C1
∆t
(4.34)
where VC1 is the voltage drop across CGS. Similarly, we can get V
n+1/2
C2 as follows:
InGD = CGD
V
n+1/2
C2 − V n−1/2C2
∆t
. (4.35)
Now the branch update equations will become
V
n+1/2
L1 = V
n+1/2
G − V n+1/2S − V n+1/2C1 = Lfict1
In+1GS − InGS
∆t
(4.36)
V
n+1/2
L2 = V
n+1/2
G − V n+1/2D − V n+1/2C2 = Lfict2
In+1GD − InGD
∆t
(4.37)
which leads to finding the branch currents
In+1GS = I
n
GS
(
1− ∆t
2
Lfict1CGS
)
+
∆t
Lfict1
(
V
n+1/2
G − V n+1/2S − V n−1/2C1
)
(4.38)
In+1GD = I
n
GD
(
1− ∆t
2
Lfict2CGD
)
+
∆t
Lfict2
(
V
n+1/2
G − V n+1/2D − V n−1/2C2
)
. (4.39)
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To examine the proposed model we have run multiple experiments and the results of
the basic digital gates are provided in the next sections. The following sections present the
NOT, NAND and Exclusive OR (XOR) gates that are the major fundamental gates in digital
design. In combinational logic the circuits are generally made up of NOT, NAND and NOR;
hence, it seems that the simulation of these gates sufficiently guarantees the capability of
the model to handle any circuit. In this study we address the class of static CMOS design.
This means the circuits implemented in static logic have this property that at any given
time the output is either at the highest or lowest voltage except in switching transients. We
first discuss the complementary CMOS in Section 4.3 and Section 4.4, then we proceed with
pass-transistor logic in Section 4.5.
4.3 Inverter
In order to confirm the validity of the model, a CMOS inverter was modeled and simulated.
The inverter is the most fundamental gate in digital world and for validation of the work
is the best point to start with. Figure 4.7 shows a schematic of the circuit. It is assumed
that the inverter has
(
W
L
)
n
= 5
0.8
µm/µm,
(
W
L
)
p
= 12
0.8
µm/µm, Lfict = 10 pH, G = 0.1
Ω
, Cout = 100 fF, and VDD = 3 V. The input current pulse has rise and fall times of 1 ns,
magnitude of 300 mA, and width of 8 ns. The simulation time step is 1 ps. This seems a small
time step compared to the rise time; however, small latencies in the circuit play a significant
role in determining the smallest time step for which the simulation is stable. Some transistor
intrinsic capacitance values fall in the range of tens of femtofarad for the technologies used
in this study. These incredibly small capacitors put the upper bound limitation on ∆t.
Figures 4.8 to 4.10 show various waveforms corresponding to different models and integration
techniques. A comparison with Spectre indicates good agreement. Spectre is an enhanced
version of SPICE that improves the numerical problems of the simulation process. In this
simulation, Spectre uses SPICE LEVEL 49 BSIM3 [24] which causes the slight difference of
the presented model. Berkeley short-channel IGFET model (BSIM) with its comprehensive
modification is a more sophisticated model than SPICE LEVEL 3 [22]. It relies on empirical
parameters rather than physical formulation to describe MOSFET behavior. BSIM3 gives
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Figure 4.7: CMOS inverter schematic.
better convergence and utilizes smoothing functions to eliminate the discontinuity in drain
current [25, 26]. Figure 4.10 shows that the proposed MOSFET model is significantly more
accurate than the existing LIM technique.
4.4 NAND
To further illustrate the capability of the model, another basic CMOS gate which is more
complex than the inverter is simulated. In this example NAND is chosen, but keep in mind
that this is equivalent to simulation of NOR. Using static complementary CMOS logic, the
circuit consists of two parts: pull-down network (PDN) and pull-up network (PUN) [27].
This is demonstrated in Fig. 4.11. PDN is constructed solely of NMOS transistors; likewise,
PUN has only PMOS transistors. The PDN and PUN of NOR are essentially dual networks
of NAND’s. This translates into the series connection of transistors in PDN of NAND
corresponding to the parallel connection of PUN in NOR. Similarly, the parallel connection
of devices in PUN of NAND becomes a series connection in PUN of NOR. This is further
explained in Fig. 4.12. Therefore the NAND verification in this section also holds for NOR.
The simulated NAND circuit is presented in Fig. 4.13, where
(
W
L
)
n
= 5
1
µm/µm,
(
W
L
)
p
=
12
1
µm/µm, Lfict = 10 pH, GA = GB = 0.1
Ω
, Cout = 100 fF, and VDD = 3 V. Input currents
are two identical pulses with magnitude of 300 mA, rise and fall times of 1 ns and width of
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Figure 4.8: CMOS inverter input and output waveforms using SPICE LEVEL 3 transistor
model.
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Figure 4.9: Output voltages of the CMOS inverter using different simulation techniques
and models.
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Figure 4.10: Zoomed-in positive step of the CMOS inverter using different simulation
techniques and models.
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Figure 4.11: Complementary logic as a combination of PDN and PUN.
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Figure 4.12: Right: CMOS NAND circuit. Left: CMOS NOR circuit.
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Figure 4.13: CMOS NAND schematic used for simulation.
8 ns. We have picked 0.1 ps for the simulation time step. The simulation result is provided
in Fig. 4.14. The result obtained from LIM matches well with that from HSPICE. HSPICE
is another popular tool among design engineers which is a proper modification of SPICE.
4.5 Exclusive OR (XOR)
We have verified the reliability of model I for the class of static complementary CMOS. Now
consider pass-transistor logic. The CMOS pass-transistor logic implementation of the XOR
is shown in Fig. 4.15 where M5 and M6 are connected in parallel and form the transmission
gate [28]. The circuit parameters are
(
W
L
)
n
= 5
1
µm/µm,
(
W
L
)
p
= 12
1
µm/µm, Lfict = 10 pH,
GA = GB = 0.1
Ω
, Cout = 100 fF, and VDD = 3 V. The two identical input currents have
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Figure 4.14: Input and output voltages of the CMOS NAND.
30
rise and fall times of 1 ns, magnitude of 300 mA, and pulse width of 8 ns. The simulation
time step of 0.1 ps is chosen. The Boolean expression that represents the XOR gate is
A.B + A.B (4.40)
where A and B are the inputs. Figure 4.16 gives the simulation result, which is what we
expect given the Boolean expression.
Vout
Cout
M3
M4
VA
IA GA
VB
IB GB
VDD
M1
M2
VDD
VDD
M5
M6
Figure 4.15: CMOS transmission gate XOR schematic.
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Figure 4.16: Input and output voltages of the CMOS transmission gate XOR.
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In this chapter, MOSFEL SPICE LEVEL 3 was implemented in LIM and was confirmed to
increase accuracy by several simulation attempts. It was demonstrated that LIM is capable
of competing with commercial tools such as Spectre and HSPICE. Although the LIM-based
model I has the abilities needed, stability issues arise due to possible resonance of inductor
and capacitor in series. In addition, the model is not modular, meaning that a node may be
shared with multiple transistors and solving the node and branch update equations for each
transistor in the circuit separately and in a modular manner is impractical. Thus, LIM-based
model II is developed in the following chapter to tackle the aforementioned disadvantages.
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CHAPTER 5
LIM-BASED MOSFET MODEL II
With the modular MOS-LIM model, one should not have to reformulate the problem for
every circuit. Instead, it is best to augment the MOSFET-LIM model with the fictitious
inductors Lfict and the pseudo-ports G
′, S ′, and D′ as displayed in Fig. 5.1. The fictitious
inductors enable not only isolating the transistors from one another, while they can share
the pseudo-ports, but also monitoring the voltages at the shared pseudo-ports. For instance,
consider the circuit in Fig. 5.2a, whose LIM representation is presented in Fig. 5.2b. The
algorithm is summarized in the following:
Algorithm MOSFET simulation using LIM
1: for time = 1 to Ntime do
2: for branch = 1 to Nbranch do
3: Update current as per Eq. (3.6)
4: end for
5: for node = 1 to Nnode do
6: Update regular node voltage including pseudo-ports as per
7: Eq. (3.8)
8: end for
9: for node = 1 to Ntransistors do
10: Update transistor node voltage as per Eq. (5.10)
11: end for
12: end for
The formulas to calculate the capacitance values and the drain current function, fN (VG, VD, VS),
stay the same as those derived for model I in Chapter 4; only MOSFET circuit representation
changes.
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Figure 5.1: Modular NMOS LIM model.
i Gate Node Equation
CGB
V
n+1/2
G − V n−1/2G
∆t
+ CGS
V
n+1/2
G − V n+1/2S − V n−1/2S + V n−1/2S
∆t
+ CGD
V
n+1/2
G − V n+1/2D − V n−1/2G + V n−1/2D
∆t
= InG
(5.1)
which can be re-arranged as
V
n+1/2
G
CGB + CGS + CGD
∆t
− V n+1/2S
CGS
∆t
− V n+1/2D
CGD
∆t
= HG (5.2)
where the history term is
HG = I
n
G + V
n−1/2
G
CGB + CGS + CGD
∆t
− V n−1/2S
CGS
∆t
− V n−1/2D
CGD
∆t
. (5.3)
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(b) Altered circuit to fit the proposed LIM
model
Figure 5.2: An example to illustrate the modular LIM model for MOSFET.
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ii Source Node Equation
CGS
V
n+1/2
S − V n+1/2G − V n−1/2S + V n−1/2G
∆t
+ CSB
V
n+1/2
S − V n−1/2S
∆t
= InS + fN (VG, VD, VS)
(5.4)
re-arranged as
V
n+1/2
G
CGS
∆t
+ V
n+1/2
S
CSB + CGS
∆t
= HS (5.5)
gives the history term
HS = I
n
S + fN (VG, VD, VS)− V n−1/2G
CGS
∆t
+ V
n−1/2
S
CSB + CGS
∆t
. (5.6)
iii Drain Node Equation
CGD
V
n+1/2
D − V n+1/2G − V n−1/2D + V n−1/2G
∆t
+ CDB
V
n+1/2
D − V n−1/2D
∆t
= InD − fN (VG, VD, VS)
(5.7)
is re-arranged as
−V n+1/2G
CGD
∆t
+ V
n+1/2
D
CDB + CGD
∆t
= HD (5.8)
to get the history term
HD = I
n
D − fN (VG, VD, VS)− V n−1/2G
CGD
∆t
+ V
n−1/2
D
CDB + CGD
∆t
. (5.9)
The equations can be put as a set of equations in a matrix form like
CGB + CGS + CGD −CGS −CGD
−CGS CSB + CGS 0
−CGD 0 CBD + CGD


V
n+1/2
G
V
n+1/2
S
V
n+1/2
D
 = ∆t

HG
HS
HD
 . (5.10)
The analytical solution of the matrix yields node update equations. Using Eq. (3.8), the
branch update equations are also obtained.
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Figure 5.3: Applying model II to a general example.
Now imagine having multiple transistors connected at their gate, drain or source (see
example in Fig. 5.3). When solving for the first transistor M1, KCL at its source node , V2,
gives
(CGS2 + CSB2 + CSB1 + CDB5)
V
n+1/2
2 − V n−1/22
∆t
+ CGS1
V
n+1/2
2 − V n+1/21 − V n−1/22 + V n−1/21
∆t
+ CGD5
V
n+1/2
2 − V n+1/23 − V n−1/22 + V n−1/23
∆t
= InDS1 + I
n
DS2 − InDS5.
(5.11)
As can be seen, V3 will also be included in the matrix generated for M1, instead of only
having its own gate and source pseudo-ports V1 and V2. This makes the 3 × 3 matrix in
Eq. (5.10) become 4 × 4. In a general case, the matrix size could be arbitrary, making
the model inapplicable. To resolve this, the fictitious inductors Lfict1, Lfict2 and Lfict3 are
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inserted in the model, thereby isolating the internal transistor nodes from the pseudo-ports
and enabling the modularity. This essentially means that the computer simulation calls the
MOSFET subroutine each time there is a MOSFET transistor parsed in the circuit netlist.
5.1 Common-Source Amplifier
So far, the performance of the model has been confirmed only for digital circuits. Now it is
important to move to the analog area as well. Note that we have only considered the large-
signal model of the MOSFET. One may suppose that for analog circuits there must be a
separate small-signal model defined. However, this is unnecessary and in fact inappropriate
simply because the small-signal model is a linear approximation. The linearized small-signal
model is utilized to simplify the lengthy manual calculations and is only suitable during the
regions where current and voltage can be adequately resembled with a straight line. Hence,
the model elaborated in this chapter is sufficient for all types of circuit simulations.
A common-source (CS) amplifier, shown in Fig. 5.4, is then first tested. CS stage is one
of the three basic single-stage CMOS topologies. Circuit parameters
(
W
L
)
n
= 10
0.5
µm/µm,
Lfict = 100 pH, R = 10 KΩ, Cout = 100 fF, and VDD = 2.5 V are chosen. Vbias is a step
with a magnitude of 1 V and a rise time of 5 ns. Note that a fictitious inductance has to
be inserted in series with the branch resistor in order to not violate LIM formulation. The
simulation is performed using both model types, and Figs. 5.5 and 5.6 indicate that the two
models are well aligned. For the purpose of this simulation, frequency of 300 MHz and time
step of 0.1 ps are used.
A simple hand calculation can help us do a sanity check. Assuming the operation in the
saturation region, we have
ID =
1
2
µnCox
W
L
(VGS − VT )2 . (5.12)
Given the parameters in Table 4.1, µnCox and VT are roughly 160 µA/V
2 and 0.7 V respec-
tively. Substituting these into Eq. (5.12) we get a DC current of 144 µA which leads to
transconductance
gm =
2ID
VGS − VT = 0.96 mA/V. (5.13)
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Figure 5.4: CS amplifier schematic.
Now the DC gain becomes
|Gain| = | − gmR| = 9.6. (5.14)
This agrees with the gain of 8 seen from 5.5 given the simple hand calculation and the rough
estimates. Also, we expect the transistor to go into saturation and lose its perfect sine shape
as we increase the input voltage Vin. Both of the models capture this effect as shown in
Fig. 5.6.
A comparison between the two models is provided in Figs. 5.7 and 5.8. The quantitative
error for an input voltage of 10 mV is as low as 0.2%.
5.2 2-Stage CMOS Amplifier
Another CMOS amplifier, displayed in Fig. 5.9, reassures the viability of the model II as the
number of transistors increases. The op-amp is a two-stage system with two power supplies
providing ±2.5 V. The current mirror formed by M5 − M8 supplies the differential pair
M1−M2 with bias current. The (W
L
)
p
of M5 is selected to control its drain current. The
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Figure 5.5: Input and output voltages of the CS amplifier for Vin = 10 mV.
41
Figure 5.6: Output voltage of the CS amplifier for Vin = 200 mV.
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Figure 5.7: Quantitative error of the two models for Vin = 10 mV.
43
Figure 5.8: Quantitative error of the two models for Vin = 200 mV.
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Figure 5.9: CMOS amplifier schematic.
differential pair is actively loaded by current mirror M3−M4. The second stage of the op-
amp is M6, which is a CS amplifier for which M7 is the current source. This op-amp does
not have a low output impedance and is thus not suited for driving a low-impedance load.
Overall DC open loop gain is approximately 61 dB. Table 5.1 shows the design parameters
for the op-amp.
Let
Ibias = 90 µA,
VTn = 0.7 V, VTp = −0.8 V,
µnCOX = 160 µA/V
2, µpCOX = 40 µA/V
2
and
|VA| = 10V.
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Table 5.1: CMOS Amplifier Design Parameters
M1 M2 M3 M4 M5 M6 M7 M8
W
L
(µm/µm) 20
0.8
20
0.8
5
0.8
5
0.8
40
0.8
10
0.8
40
0.8
40
0.8
ID (µA) 45 45 45 45 90 90 90 90
|VGS − VT | (V) 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3
gm (mA/V) 0.3 0.3 0.3 0.4 0.6 0.6 0.6 0.6
ro (KΩ) 222 222 222 222 111 111 111 111
Since M8 and M5 are matched, current through M5 drain, I, is equal to Ibias; therefore,
M1, M2, M3 and M4 will have I
2
= 45 µA. Also,
IM7 = Ibias = 90 µA = IM6.
From Eq. (5.12) we find VGS − VT , overdrive voltage, for each transistor. Transconductance
is then calculated from gm =
2ID
VGS−VT . Output resistance is
ro =
|VA|
ID
(5.15)
which is provided in Table 5.1 for all the transistors.
First stage gain = A1 = gm1 (ro2||ro4) = 33.3 V/V (5.16)
Second stage gain = A2 = −gm6 (ro6||ro7) = −33.3 V/V (5.17)
Overall DC open loop gain = A1A2 = −1109 V/V = 61 dB. (5.18)
Output capacitance is 100 fF and the bias current has a rise time of 5 ns. Fictitious
inductance and simulation time step are selected to be 100 pH and 0.1 ps respectively. The
transient response at 500 kHz is shown in Fig. 5.10. It is assumed that 500 kHz falls within
the op-amp’s 3 dB bandwidth where the DC gain holds. Output voltage in Fig. 5.10 gives
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Figure 5.10: Input and output voltages of the CMOS amplifier for f = 500 kHz.
a gain of 920 = 59.3 dB, which very well aligns with our manual calculation.
As the frequency increases, we expect to see a gain drop due to the poles of the system. For
a complicated system such as Fig. 5.9, it is a difficult task to find the 3 dB bandwidth since
the circuit has loops and many capacitors. Assuming a single-pole system, an unsophisticated
estimate would be given by
f3dB =
1
2pi (ro6||ro7)Cout ≈ 28 MHz. (5.19)
However, the system has multiple poles, resulting in a bandwidth significantly smaller than
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Figure 5.11: Output voltage of the CMOS amplifier for f = 10 MHz.
28 MHz. Figure 5.11 shows that the gain drops to 50 = 34 dB at frequency of 10 MHz. There-
fore, the proposed MOSFET model and its incorporation into LIM are validated through
the provided data and the fact that it behaves as expected.
This chapter focused on enhancing the MOSFET model I and introduced the novel model
II. We also entered the domain of analog design, and simulation results of analog amplifiers
exhibited good correlation with model I. These results illustrate the capabilities of LIM to
compete with the existing industry-standard simulation tools.
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CHAPTER 6
CONCLUSION AND FUTURE WORK
6.1 Conclusion
In this work, we have demonstrated an extensive methodology to simulate MOSFETs using
LIM. Two LIM-based circuit models were presented by making use of the SPICE LEVEL 3
standard. This translates into accounting for the charge storage capacitors as well as boosting
the general accuracy. The method captures the dynamic behavior of submicron-technology
integrated circuits also observed in commercial simulators.
First, we defined a detailed strategy for modeling SPICE LEVEL 3 in LIM with depletion
and channel capacitances. Simulation results of several major logic designs were provided.
The accuracy and reliability of the method were verified with the comparisons made with
the popular industry standard simulation tools. As already established in Chapter 4 we
are convinced that it is safe to conclude that the model is viable for circuits designed in
combinational logic.
Next, we introduced a second model to extend the knowledge and address the drawbacks of
the previous one. The comprehensive and efficient algorithm was explained. The modularity
of the second model allows the incorporation of the transistors in a straightforward manner
with a higher performance. In this exercise we decided to further evaluate the study by
proceeding with analog designs as well. The model was examined and multiple simulations
were executed to validate it.
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6.2 Future Work
While we have significantly contributed towards the latency insertion method, and its aug-
mentation and marketing as a computer-based analysis tool, there obviously are limitations
and points of improvement that must be explored.
Perhaps the prime topic to explore is the employment of BSIM models. In this work we
proved the capability of LIM to handle MOSFETs with utilizing a reasonably accurate and
robust device model. However, the model is not scalable and the first derivative of drain
current is discontinuous. In addition, the model fails to give a good description of a MOSFET
when the channel dimension is scaled down. This is essentially the main limitation. Today’s
CMOS technologies used in the modern ICs might be as small as tens of nanometer. While
SPICE LEVEL 3 is adequate down to 0.5 µm, there is a need for more elaborate models
as the technologies move into the deep sub-micron regime. Therefore, future study has to
involve incorporating BSIM models into LIM.
Although this work provided the simulation results of the fundamental circuits in both
analog and digital designs and confirmed the robustness of LIM, simulation of very large
CMOS ICs is yet to be performed. Problems may arise if the number of transistors in
the circuit increases dramatically. For instance, simulation of PLL and analog-to-digital
converter (ADC) would be a good starting point for future investigations.
Another area of study for future researchers is stability for active circuits such as the
ones containing transistors. The primary reason of instability is the transistor gain. An-
other major factor behind rising instability in computation is the large number of latency
elements present in the circuit and their very small values. The charge storage capacitors of
a MOSFET may be as small as tens of femtofarad, meaning that the simulation has to be
performed with very small time steps. However, we have not yet developed a procedure to
determine the maximum time step for which the simulation remains stable. Hence, exploring
general stability criteria for active circuits is crucial.
In addition, the value of the inserted fictitious latencies in the proposed models in Chap-
ters 4 and 5 remains undetermined and requires furtherer probing. It would be very valuable
if future work developed a fully automated algorithm that specified the optimum fictitious
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values that maintain stability without sacrificing much speed. Also, introducing elements
into the circuit where originally they did not exist clearly decreases accuracy. Therefore,
future research may move in a new direction and implement new models to avoid these
drawbacks.
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